

+

1/6




Fig. 1

+





Fig. 2

Fig. 3a



+

4/6

320

Ccrdemo.c:

322

```
/*  
 * COMPANY X PROPRIETARY AND CONFIDENTIAL  
 * Copyright (c) 1996-2004 Company X International Inc.  
 * Unpublished Work. All rights reserved.  
 */
```

```
const char proprietaryNotice[] = "* COMPANY X PROPRIETARY AND CONFIDENTIAL * Copyright  
(c) 1996-2004 Company X International Inc. * Unpublished Work. All rights reserved.;"
```

```
/*  
 * Real-Time Workshop code generation for Simulink model "ccrdemo.mdl".  
 *  
 * Model Version : 1.4  
 * Real-Time Workshop file version : 4.1.1 $Date: 2001/08/24 12:43:38 $  
 * Real-Time Workshop file generated on : Mon Jan 19 12:12:31 2004  
 * TLC version : 4.1 (Oct 5 2001)  
 * C source code generated on : Mon Jan 19 12:12:31 2004  
 */
```

```
#include "ccrdemo_private.h"  
#include "ccrdemo.h"
```

```
/* Block parameters (auto storage) */  
const Parameters_ccrdemo crdemon_P = {  
    5.0, /*SimpleDelay_1_X0 : '<S3>/SimpleDelay_1' */  
    3.14159 /*Constant_1_Value : '<S1>/Constant_1' */ 340  
};
```

```
/* Block signals (auto storage) */  
BlockIO_ccrdemo crdemon_B;
```

```
/* Block states (auto storage) */  
D_Work_ccrdemo crdemon_DWork;
```

```
/* External inputs (root inport signals with auto storage) */  
ExternalInputs_ccrdemo crdemon_U;
```

```
/* External output (root outports fed by signals with auto storage) */  
ExternalOutputs_ccrdemo crdemon_Y;
```

```
/* Real-time object */  
ccrdemo_RT_OBJECT crdemon_rt0;
```

330

332

Fig. 3b

+

```

/* Model step function */
void ccrdemo_step(void)
{
    /* Sum Block: '<S4>/Sum_1' */ 342
    ccrdemo_B.Sum_1 = ccrdemo_U.in1 - ccrdemo_U.in2 + ccrdemo_U.in3;

    /* Outport Block: '<Root>/out1' */
    ccrdemo_Y.out1 = ccrdemo_B.Sum_1; 334

    /* UnitDelay Block: '<S3>/SimpleDelay_1' */
    ccrdemo_B.SimpleDelay_1 = ccrdemo_DWork.SimpleDelay_1_DSTATE;

    /* Product Block: '<S2>/Product_1' */
    ccrdemo_B.Product_1 = ccrdemo_B.SimpleDelay_1 * ccrdemo_P.Constant_1_Value;

    /* Outport Block: '<Root>/out2' */
    ccrdemo_Y.out2 = ccrdemo_B.Product_1;
}

/* UnitDelay Block: <S3>/SimpleDelay_1 */
ccrdemo_DWork.SimpleDelay_1_DSTATE = ccrdemo_B.Sum_1; 336
}

/* Model initialize function */
void ccrdemo_initialize(boolean_T firstTime)
{
    if (firstTime) {
        /* registration code */
        ccrdemo_rt0.errorStatus = (void *)0;
    }

    /* UnitDelay Block: <S3>/SimpleDelay_1 */
    ccrdemo_B.SimpleDelay_1 = ccrdemo_P.SimpleDelay_1_X0; 338

    /* UnitDelay Block: <S3>/SimpleDelay_1 */
    ccrdemo_DWork.SimpleDelay_1_DSTATE = ccrdemo_P.SimpleDelay_1_X0;
}

```

Fig. 3b (*continued*)




Fig. 4